Blame view

bower_components/prism/tests/languages/verilog/keyword_feature.test 7.33 KB
eb240478   Luigi Serra   public room cards...
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
  alias

  and

  assert

  assign

  assume

  automatic

  before

  begin

  bind

  bins

  binsof

  bit

  break

  buf

  bufif0

  bufif1

  byte

  class

  case

  casex

  casez

  cell

  chandle

  clocking

  cmos

  config

  const

  constraint

  context

  continue

  cover

  covergroup

  coverpoint

  cross

  deassign

  default

  defparam

  design

  disable

  dist

  do

  edge

  else

  end

  endcase

  endclass

  endclocking

  endconfig

  endfunction

  endgenerate

  endgroup

  endinterface

  endmodule

  endpackage

  endprimitive

  endprogram

  endproperty

  endspecify

  endsequence

  endtable

  endtask

  enum

  event

  expect

  export

  extends

  extern

  final

  first_match

  for

  force

  foreach

  forever

  fork

  forkjoin

  function

  generate

  genvar

  highz0

  highz1

  if

  iff

  ifnone

  ignore_bins

  illegal_bins

  import

  incdir

  include

  initial

  inout

  input

  inside

  instance

  int

  integer

  interface

  intersect

  join

  join_any

  join_none

  large

  liblist

  library

  local

  localparam

  logic

  longint

  macromodule

  matches

  medium

  modport

  module

  nand

  negedge

  new

  nmos

  nor

  noshowcancelled

  not

  notif0

  notif1

  null

  or

  output

  package

  packed

  parameter

  pmos

  posedge

  primitive

  priority

  program

  property

  protected

  pull0

  pull1

  pulldown

  pullup

  pulsestyle_onevent

  pulsestyle_ondetect

  pure

  rand

  randc

  randcase

  randsequence

  rcmos

  real

  realtime

  ref

  reg

  release

  repeat

  return

  rnmos

  rpmos

  rtran

  rtranif0

  rtranif1

  scalared

  sequence

  shortint

  shortreal

  showcancelled

  signed

  small

  solve

  specify

  specparam

  static

  string

  strong0

  strong1

  struct

  super

  supply0

  supply1

  table

  tagged

  task

  this

  throughout

  time

  timeprecision

  timeunit

  tran

  tranif0

  tranif1

  tri

  tri0

  tri1

  triand

  trior

  trireg

  type

  typedef

  union

  unique

  unsigned

  use

  uwire

  var

  vectored

  virtual

  void

  wait

  wait_order

  wand

  weak0

  weak1

  while

  wildcard

  wire

  with

  within

  wor

  xnor

  xor

  

  ----------------------------------------------------

  

  [

  	["keyword", "alias"],

  	["keyword", "and"],

  	["keyword", "assert"],

  	["keyword", "assign"],

  	["keyword", "assume"],

  	["keyword", "automatic"],

  	["keyword", "before"],

  	["keyword", "begin"],

  	["keyword", "bind"],

  	["keyword", "bins"],

  	["keyword", "binsof"],

  	["keyword", "bit"],

  	["keyword", "break"],

  	["keyword", "buf"],

  	["keyword", "bufif0"],

  	["keyword", "bufif1"],

  	["keyword", "byte"],

  	["keyword", "class"],

  	["keyword", "case"],

  	["keyword", "casex"],

  	["keyword", "casez"],

  	["keyword", "cell"],

  	["keyword", "chandle"],

  	["keyword", "clocking"],

  	["keyword", "cmos"],

  	["keyword", "config"],

  	["keyword", "const"],

  	["keyword", "constraint"],

  	["keyword", "context"],

  	["keyword", "continue"],

  	["keyword", "cover"],

  	["keyword", "covergroup"],

  	["keyword", "coverpoint"],

  	["keyword", "cross"],

  	["keyword", "deassign"],

  	["keyword", "default"],

  	["keyword", "defparam"],

  	["keyword", "design"],

  	["keyword", "disable"],

  	["keyword", "dist"],

  	["keyword", "do"],

  	["keyword", "edge"],

  	["keyword", "else"],

  	["keyword", "end"],

  	["keyword", "endcase"],

  	["keyword", "endclass"],

  	["keyword", "endclocking"],

  	["keyword", "endconfig"],

  	["keyword", "endfunction"],

  	["keyword", "endgenerate"],

  	["keyword", "endgroup"],

  	["keyword", "endinterface"],

  	["keyword", "endmodule"],

  	["keyword", "endpackage"],

  	["keyword", "endprimitive"],

  	["keyword", "endprogram"],

  	["keyword", "endproperty"],

  	["keyword", "endspecify"],

  	["keyword", "endsequence"],

  	["keyword", "endtable"],

  	["keyword", "endtask"],

  	["keyword", "enum"],

  	["keyword", "event"],

  	["keyword", "expect"],

  	["keyword", "export"],

  	["keyword", "extends"],

  	["keyword", "extern"],

  	["keyword", "final"],

  	["keyword", "first_match"],

  	["keyword", "for"],

  	["keyword", "force"],

  	["keyword", "foreach"],

  	["keyword", "forever"],

  	["keyword", "fork"],

  	["keyword", "forkjoin"],

  	["keyword", "function"],

  	["keyword", "generate"],

  	["keyword", "genvar"],

  	["keyword", "highz0"],

  	["keyword", "highz1"],

  	["keyword", "if"],

  	["keyword", "iff"],

  	["keyword", "ifnone"],

  	["keyword", "ignore_bins"],

  	["keyword", "illegal_bins"],

  	["keyword", "import"],

  	["keyword", "incdir"],

  	["keyword", "include"],

  	["keyword", "initial"],

  	["keyword", "inout"],

  	["keyword", "input"],

  	["keyword", "inside"],

  	["keyword", "instance"],

  	["keyword", "int"],

  	["keyword", "integer"],

  	["keyword", "interface"],

  	["keyword", "intersect"],

  	["keyword", "join"],

  	["keyword", "join_any"],

  	["keyword", "join_none"],

  	["keyword", "large"],

  	["keyword", "liblist"],

  	["keyword", "library"],

  	["keyword", "local"],

  	["keyword", "localparam"],

  	["keyword", "logic"],

  	["keyword", "longint"],

  	["keyword", "macromodule"],

  	["keyword", "matches"],

  	["keyword", "medium"],

  	["keyword", "modport"],

  	["keyword", "module"],

  	["keyword", "nand"],

  	["keyword", "negedge"],

  	["keyword", "new"],

  	["keyword", "nmos"],

  	["keyword", "nor"],

  	["keyword", "noshowcancelled"],

  	["keyword", "not"],

  	["keyword", "notif0"],

  	["keyword", "notif1"],

  	["keyword", "null"],

  	["keyword", "or"],

  	["keyword", "output"],

  	["keyword", "package"],

  	["keyword", "packed"],

  	["keyword", "parameter"],

  	["keyword", "pmos"],

  	["keyword", "posedge"],

  	["keyword", "primitive"],

  	["keyword", "priority"],

  	["keyword", "program"],

  	["keyword", "property"],

  	["keyword", "protected"],

  	["keyword", "pull0"],

  	["keyword", "pull1"],

  	["keyword", "pulldown"],

  	["keyword", "pullup"],

  	["keyword", "pulsestyle_onevent"],

  	["keyword", "pulsestyle_ondetect"],

  	["keyword", "pure"],

  	["keyword", "rand"],

  	["keyword", "randc"],

  	["keyword", "randcase"],

  	["keyword", "randsequence"],

  	["keyword", "rcmos"],

  	["keyword", "real"],

  	["keyword", "realtime"],

  	["keyword", "ref"],

  	["keyword", "reg"],

  	["keyword", "release"],

  	["keyword", "repeat"],

  	["keyword", "return"],

  	["keyword", "rnmos"],

  	["keyword", "rpmos"],

  	["keyword", "rtran"],

  	["keyword", "rtranif0"],

  	["keyword", "rtranif1"],

  	["keyword", "scalared"],

  	["keyword", "sequence"],

  	["keyword", "shortint"],

  	["keyword", "shortreal"],

  	["keyword", "showcancelled"],

  	["keyword", "signed"],

  	["keyword", "small"],

  	["keyword", "solve"],

  	["keyword", "specify"],

  	["keyword", "specparam"],

  	["keyword", "static"],

  	["keyword", "string"],

  	["keyword", "strong0"],

  	["keyword", "strong1"],

  	["keyword", "struct"],

  	["keyword", "super"],

  	["keyword", "supply0"],

  	["keyword", "supply1"],

  	["keyword", "table"],

  	["keyword", "tagged"],

  	["keyword", "task"],

  	["keyword", "this"],

  	["keyword", "throughout"],

  	["keyword", "time"],

  	["keyword", "timeprecision"],

  	["keyword", "timeunit"],

  	["keyword", "tran"],

  	["keyword", "tranif0"],

  	["keyword", "tranif1"],

  	["keyword", "tri"],

  	["keyword", "tri0"],

  	["keyword", "tri1"],

  	["keyword", "triand"],

  	["keyword", "trior"],

  	["keyword", "trireg"],

  	["keyword", "type"],

  	["keyword", "typedef"],

  	["keyword", "union"],

  	["keyword", "unique"],

  	["keyword", "unsigned"],

  	["keyword", "use"],

  	["keyword", "uwire"],

  	["keyword", "var"],

  	["keyword", "vectored"],

  	["keyword", "virtual"],

  	["keyword", "void"],

  	["keyword", "wait"],

  	["keyword", "wait_order"],

  	["keyword", "wand"],

  	["keyword", "weak0"],

  	["keyword", "weak1"],

  	["keyword", "while"],

  	["keyword", "wildcard"],

  	["keyword", "wire"],

  	["keyword", "with"],

  	["keyword", "within"],

  	["keyword", "wor"],

  	["keyword", "xnor"],

  	["keyword", "xor"]

  ]

  

  ----------------------------------------------------

  

  Checks for keywords.